Chevron Left
Back to Hardware Description Languages for FPGA Design

Learner Reviews & Feedback for Hardware Description Languages for FPGA Design by University of Colorado Boulder

4.4
stars
548 ratings

About the Course

This course can also be taken for academic credit as ECEA 5361, part of CU Boulder’s Master of Science in Electrical Engineering degree. Hardware Description Languages for Logic Design enables students to design circuits using VHDL and Verilog, the most widespread design methods for FPGA Design. It uses natural learning processes to make learning the languages easy. Simple first examples are presented, then language rules and syntax, followed by more complex examples, and then finally use of test bench simulations to verify correctness of the designs. Lecture presentations are reinforced by many programming example problems so that skill in the languages is obtained. After completing this course, each student will have fundamental proficiency in both languages, and more importantly enough knowledge to continue learning and gaining expertise in Verilog and VHDL on their own....

Top reviews

BM

Jul 26, 2023

Absolutely the best course I've taken! It was incredibly comprehensive, and I learned so much from it. Highly recommended for anyone looking to delve into FPGA and hardware design.

JS

Jun 6, 2021

I really liked this course . if someone wants to know how digital circuits are made inside of computer then this course could be proven as turning point in his way of learning .

Filter by:

101 - 125 of 154 Reviews for Hardware Description Languages for FPGA Design

By Alikhan K

•

Nov 11, 2022

nice

By Penaganti G

•

Jan 10, 2022

good

By Sanjana A R

•

Jul 11, 2021

By Greg H

•

Dec 18, 2022

This class gave me a good basic understanding of HDL.  As I proceeded into later classes, I appreciated that this was an intro.  I had to read and learn a bit more to get the rest of the classes in the specialization done.  The FIFO assignment was frustrating as it seems ill-specified.  I couldn’t get the VHDL version right despite several attempts.  The auto grader for assignments can be nonsensical and provide very limited feedback as to what you did wrong and how you can improve your grade (or learn from your mistakes).  To make matters worse, there’s no written rubric as to how points are awarded.  All that said, I felt the class did a good job of helping me get a good ground in hardware description languages. I wish there would have been an assignment to develop a test bench. I also would have liked to hear about UVM.

By Lalit B

•

Mar 4, 2020

feeling satisfactory after successfully completing the course. the instructors were the expert of the topic and explained very well. some of the programming assignments require more clarifications and learning which i found missing in the videos. videos are not enough to complete those assignments.

i am very happy to have this certification and would love to be the part of more learning by the coursera.

By Samer A A

•

Jul 7, 2020

The course gives a good overview for the HDL. However, the assignments templates needs to be revised because there were some errors. Also, the requirements sometimes are vague, there is no specific specifications like synchronous/asynchronous signals active high/low clock. But, overall it was good time to revise HDL. I am looking forward to be involved in more advanced courses related to the FPGAs.

By Sangeerth P

•

Jun 29, 2020

The course content was worthier and good. But the assignments and the methodology of assessing the assignments were not rigorous. The questions were not clear and elaborate. Once I uploaded a wrong Verilog code but I got 10/10 for that assignment. I don't know how. The course content was really good. But the method of evaluating the assignment could be made better.

By pedram k

•

Apr 21, 2020

A good combination of introduction to VHDL and Verilog. Cover essential topics for design and test implementation. There are rooms to improvement regarding the assignments description. Also, having the test benches encrypted is fine, but better to make it open source for students once they have get enough grades for that specific problem.

By Jhoan E L E

•

Oct 9, 2021

It is a nice course, I have learned a lot!. However, it can be better if the programming assignments had more comments or hints to debug your codes and complete with the test bench that grade every code. I know Verilog before take this course, but I learned new useful technical and theoretical knowledge.

By SHIKHAR S

•

May 15, 2020

This course provides insights into the world of hardware design. The assignments provided were quite challenging and diverse. The Testbench files were provided on which the code had to be tested and simulation had to be done on ModelSim, provided by MentorGraphics.It was quite an interesting course.

By Borys I

•

Aug 29, 2020

Good training. Could be better. Students should pay attention that most of information they will learn not from video but from books recommended at the end of video. Practical work has abit cryptic task description. what exactly doing particular wire is not clear. U have to google a lot to find out.

By Harold A M S

•

Aug 17, 2021

Its a good course that explain the fundamental operators and design methods to construct hardware system units. I only have a trouble with the last design in the week 2 and week 3, and it is that it lacks detail about the requirements of the problem.

By KUNAL M

•

May 17, 2020

Good for beginners.Though the instructors can improve upon how they present the concepts by incorporating few complex examples on both Verilog and VHDL.The assignments questions need to be different for both the languages.

By Timothy A

•

Apr 30, 2020

I did love how explanations were made and especially the flexibility in the submission of quizzes and assignment. My understanding of VHDL and Verilog have been made batter. The instructors are top notch.

By MANISH K S

•

May 16, 2020

This course is very helpful in understanding the basics of hardware description languages and now after doing this course i am very much comfortable in using verilog and vhdl language.

By Rohit l

•

May 2, 2020

The Verilog course was very good.

However the vhdl course could have been better.Needed a bit more clarity on the assignments.The lectures could have used a bit more explanation.

By Mike B

•

Jun 23, 2021

Good VHDL intro, Verilog was kind of light, especially the reference material. Free Range VHDL was a great reference. The Verilog section needs something similar.

By Diego M R

•

Aug 31, 2022

The content of the course is excellent, but the design of the asigments delay your progress, because if you fail a quiz you have to wait 72h to apply again.

By harsh

•

May 15, 2020

The Programming Assignments need to be more elaborate, things like reset is active low or active high and more details should be mentioned.

By Rishi J

•

Sep 4, 2020

The course is good. It will enhance your vhdl and verilog skills but there are some places where i found insufficient details.

By Aishwarya S

•

May 7, 2020

FIFO assignments in both Verilog and VHDL should define purpose of all the internal nets and registers listed in the problem.

By Julio T A

•

Apr 2, 2021

Siento que faltan mas ejemplos y practicas, y en cuanto al apartado de lenguaje Verilog falta explicar aun mas sintaxis

By Raghul R

•

Jun 25, 2020

Teaching methodology requires a lot more improvement. Assignments are challenging and its nice to try.

By KUNAPAREDDY S N

•

May 14, 2020

this course is given good idea of Hardware Description Language and i understood the concepts well.

By Muhammad Z Y

•

Apr 7, 2020

Course content is moderate. But also have complexity level higher for a beginner.